**PCIe to OCP Bridge**

Michael Walton

Benjamin Huntsman

Peter Depeche

Kevin Bedrossian

Table of Contents

[1 Introduction 4](#_Toc377126892)

[2 Design Plan 5](#_Toc377126893)

[2.1 Design 5](#_Toc377126894)

[2.2 Optimization 5](#_Toc377126895)

[2.3 Place & Route 5](#_Toc377126896)

[2.4 Verification 5](#_Toc377126897)

[3 Test Plan 6](#_Toc377126898)

[3.1 Design 6](#_Toc377126899)

[3.2 Optimization 6](#_Toc377126900)

[3.3 Place & Route 6](#_Toc377126901)

[3.4 Verification 6](#_Toc377126902)

[4 Questions 7](#_Toc377126911)

**Abstract**

PCI Express (PCIe) was created in 2004 and became into wide spread use soon after that due to the great benefits over PCI. It allows for increased bandwidth and flexibility that could not be achieved before. Revisions of the PCIe protocol continue to be developed giving increased bandwidth and functionality to the already robust communications bus. Open Core Protocol (OCP) is an openly licensed, core-centric protocol intended to meet system level integration challenges. It is an independent bus interface for on-chip systems for communications. These two protocols will be used to develop a System On Chip (SOC) that will allow for direct communication of the PCIe bus with a Virtual File System (VFS) supporting all memory transactions. This is to be accomplished by an IP block that will transparently bridge these two standards. The target device will be a Xilinx Spartan-6.

# Introduction

A PCIe to OCP bridge IP block will be implemented to allow communication between a VFS. The design will be validated by performing Direct Memory Access (DMA) communication with an EMMC memory device connected to the FPGA platform.

# Design Plan

The design plan follows the standard 4 step HDL design plan model. This plan is specifically for the development of the PCIe to OCP bridge using a Hardware Design Language (HDL) such as Verilog and System Verilog.

## Design

1. Pseudo-code of core and test bench
2. Write HDL/Verilog for simulation that is technology independent
3. Analyze for functionality
4. Revise HDL/Verilog design

## Optimization

1. Map HDL to Xilinx Vertex 6 logic circuits and functional blocks
2. Optimize for technology dependence
   1. Prepare for synthesis
3. Timing Analysis
   1. Check for speed, setup, and hold time
   2. Form constraints
4. Revise HDL

## Place & Route

1. Map (place) netlist to FPGA
2. Route the structures (cores) on the FPGA to interconnect and perform the desired function.
3. Timing Analysis
   1. Apply further constraints if needed
   2. Move blocks around on the FPGA using a floor planning tool if needed to help timing.
4. Revise HDL

## Verification

1. Check design functionality
2. Check if design meets performance goals

# Test Plan

This is a rough draft of the actual test bench that will be used to verify the bridge at each step of the design process.

## Design

TBD – Unit tests for design will be included in the design process.

## Optimization

TBD – Validation for timing requirements and functionality after changes mandated by synthesis requirements have been implemented.

## Place & Route

TBD – Validation for timing requirements using new analysis results and test for functionality after implementing hardware specific changes.

## Verification

### Test 1

### Successful read of a single word from flash

### Successful write of a single word to flash

## Test 2

### Successful read of a burst from flash

### Successful write of a burst to flash

## Test 3

### Successful completion of ongoing DMA communications with flash

# Questions

The following is a list of questions that need to be answering to help facilitate the project in moving forward.

1. Can we get the FPGA board now?
   1. Needed to test out the PCIe Core Gen from Xilinx to ensure a complete understanding of what we are working with.
2. What exactly is provided for us in the system and has it been tested?